-
Minimal UVVM Verification Environment
In this post we will set up a ‘Hello World’ example of a VHDL verification environment using the UVVM Verification Framework.
-
AXI4-Stream Slave with UVVM Light
In this post we will look at how to receive and validate data using a slave AXI4-Stream Bus Functional Model from the UVVM Light library.
-
AXI4-Stream Master with UVVM Light
In this post we will set up a minimal testbench to generate data using an AXI4-Stream Bus Functional Model from the UVVM Light library.
Welcome to Elaborated Designs. In our Blog you will find articles related to FPGA design and verification, digital signal processing, and embedded systems.